AI Image Enhancement Improves Detection Of Flip-Chip Interconnect Defects (MCL, PVA TePla, ASE)

Machine learning tools assist packaging inspection for advanced nodes

By GPU Data Hub Desk · GPU Data Hub·Editorial standards·2 Nov 2026, 21:08

Scientists from the Materials Center Leoben, PVA TePla, and Advanced Semiconductor Engineering have demonstrated an artificial intelligence image-enhancement method to identify flaws within flip-chip packages. The approach targets weaknesses such as cracks in fragile low-k dielectric materials, which increasingly evade standard failure-analysis routines.

Original source

This summary was written by the GPU Data Hub desk from reporting published by Semiconductor Engineering on 2 Nov 2026, 21:08. Read the full article at the original publisher.

Read Original Source →

Companies

Materials Center Leoben PVA TePla Advanced Semiconductor Engineering

Topics

advanced packaging defect detection failure analysis

LinkedIn X

More from GPU Data Hub

Latest →

Intel foundry push faces critical test after stock's 45% plunge in October

Intel's recovery plan faces mounting pressure following a 45 per cent decline in its share price during October. Prospective customers are seeking evidence that the business can expand its fabrication footprint and narrow the performance gap with rival TSMC.

Semiconductors·8h ago·CNBC Technology

Quantum Interconnects Link Two 120-Qubit Processors (IBM Research)

Scientists at IBM Research have demonstrated meter-scale quantum interconnects designed to couple modular quantum processors together. The breakthrough uses four long-distance couplers to facilitate coherent operations across separate modules over extended distances. This modular methodology aims to address physical scaling constraints as multi-chip quantum architectures expand in size and qubit density.

Semiconductors·11h ago·Semiconductor Engineering

Hardware Defense Blocks Memory-Dependent Prefetcher Leakage (KU Leuven)

Academics from KU Leuven and Eurecom have introduced SecDMP, a novel hardware defence designed to block information leakage stemming from data memory-dependent prefetching. The research classifies diverse vulnerability vectors associated with modern prefetchers and outlines a secure architectural approach that prevents side-channel data exposure without sacrificing efficiency. The proposed mitigations address emerging microarchitectural threats that affect modern high-performance processor designs.

Semiconductors·11h ago·Semiconductor Engineering

Co-Optimizing Access Points Improves Analog Placement (UT Austin)

Researchers at the University of Texas at Austin have detailed APPlace, a framework aimed at improving analog and mixed-signal integrated circuit design through the simultaneous optimisation of component placement and routing access points. The automated layout approach is designed to mitigate device mismatches and parasitic resistance, which frequently degrade overall circuit performance.

Semiconductors·11h ago·Semiconductor Engineering

Penguin Solutions Introduces High-Bandwidth SMART Modular MRDIMMs

Penguin Solutions has unveiled its latest SMART Modular DDR5 MRDIMMs, targeted at accelerating throughput within artificial intelligence data centres. Operating at DDR5-12800 transfer rates, the memory hardware includes optional Zefr qualification to ensure stability under intensive computational workloads.

Semiconductors·12h ago·HPCwire

Marvell wants to be a copper topper, bets $115B on photonics leader to push optical networking

Marvell is positioning itself for a major expansion into optical networking by heavily backing photonics technology to replace conventional copper interconnects. The chip designer expects a surge in demand for optical solutions as key hardware suppliers, including Nvidia, scale up increasingly large compute systems.

Semiconductors·12h ago·The Register