BrainChip Launches Sequora for Low-Power Generative AI at the Edge

BrainChip unveils neuromorphic core design for generative workloads at the edge

By GPU Data Hub Desk · GPU Data Hub·Editorial standards·14 Oct 2026, 18:58·United States

BrainChip Launches Sequora for Low-Power Generative AI at the Edge

BrainChip has introduced Sequora Core IP, a specialised processor architecture designed to execute generative AI workloads on power-constrained edge hardware. The intellectual property enables battery-dependent devices to run large language models on-premises using event-based neuromorphic computing principles.

Original source

This summary was written by the GPU Data Hub desk from reporting published by HPCwire on 14 Oct 2026, 18:58. Read the full article at the original publisher.

Read Original Source →

Companies

BrainChip Holdings Ltd

Topics

neuromorphic computing edge AI semiconductor IP

LinkedIn X

More from GPU Data Hub

Latest →

SAXON Q Reports Diamond Quantum Search Performance Rivaling Superconducting Results

German hardware firm SAXON Q has demonstrated that its nitrogen-vacancy diamond quantum processor can achieve computational performance comparable to cryogenic superconducting setups. Running standard benchmarks via Grover's search algorithm, the company's ambient-temperature platform matched results that historically required cooling to near absolute zero. The research suggests diamond-based architectures could offer a viable operational alternative to liquid-helium-cooled quantum machines.

Semiconductors·3h ago·HPCwire

Simulations Pinpoint Leakage Pathway In GAAFETs (Sandia, Luxembourg)

Researchers from Sandia National Laboratories and the Luxembourg Institute of Science and Technology have published research detailing parasitic leakage routes within gate-all-around field-effect transistors. The study relied on predictive first-principles simulations to isolate unwanted sub-surface electrical paths in the advanced transistor geometry. Addressing these leakage behaviours will be critical as the global semiconductor industry transitions beyond FinFETs toward tighter nanoscale nodes.

Semiconductors·3h ago·Semiconductor Engineering

Characterization of HBM Power Consumption (ETH Zurich, NYU)

Academics from ETH Zurich and New York University have published research evaluating the power consumption of high bandwidth memory architecture. The study provides empirical characterisation and modeling derived from tests on physical HBM2 DRAM hardware.

Semiconductors·6h ago·Semiconductor Engineering

GlobalFoundries to build and operate two new chip fabs in NY as part of $21bn US-Japan deal

Contract chipmaker GlobalFoundries is set to construct and manage two semiconductor fabrication plants in New York state under a $21bn bilateral initiative between the United States and Japan. Commercial operations at the initial manufacturing facility are projected to commence in 2029.

Semiconductors·6h ago·Data Center Dynamics

SK hynix to place custom tiny CPU cores in its SSD controllers to ease Arm load as drive speeds rocket

SK hynix has revealed proprietary micro-cores designated as H-TPU for deployment inside its next-generation enterprise solid-state drive controllers. These specialised units are designed to handle routine input-output workloads, reducing processing strain on the primary Arm cores as drive bandwidth escalates.

Semiconductors·7h ago·Tom's Hardware

Analyzing Intel's EMIB and Foveros advanced packaging roadmaps

An industry assessment reviews the current status and future milestones for Intel's EMIB and Foveros advanced packaging lines. The semiconductor manufacturer pioneered commercial adoption of these techniques between 2017 and 2019 to interconnect heterogeneous chiplets. The roadmap outlines how Intel intends to refine these packaging technologies to maintain performance scaling in future processor generations.

Semiconductors·8h ago·Tom's Hardware