AI COMPUTE•NVIDIA•GPU CLOUD•DATA CENTERS•SEMICONDUCTORS•ENERGY•FUNDING•M&A•AI COMPUTE•NVIDIA•GPU CLOUD•DATA CENTERS•SEMICONDUCTORS•ENERGY•FUNDING•M&A•
GPU·DATA HUB
Newsletter
Semiconductors

Scaling CPO Testing Beyond A Single Die

Manufacturing bottlenecks hinder mass testing of co-packaged optics

By GPU Data Hub Desk · GPU Data Hub·Editorial standards·
Scaling CPO Testing Beyond A Single Die

Expanding co-packaged optics testing across multi-die configurations presents substantial production hurdles for mass manufacturing. Critical technical bottlenecks include connector resilience, precise fibre positioning, and the requirement to conduct concurrent optical and electrical validation.

Original source

This summary was written by the GPU Data Hub desk from reporting published by Semiconductor Engineering on 21 Oct 2026, 07:01. Read the full article at the original publisher.

Read Original Source →

By subscribing you consent to receive the daily briefing. Unsubscribe at any time. See our privacy policy.

LinkedInX

More from GPU Data Hub

Latest →

Scaling Data Movement For Physical AI

Managing data movement across physical artificial intelligence architectures demands tailored interconnect strategies rather than uniform approaches. System designers face varied performance demands that require specialised hardware and communications pathways.

Semiconductors··Semiconductor Engineering

Accelerate Yield Ramp with Closed-Loop Yield Learning

Advanced node semiconductor manufacturing is deploying closed-loop learning frameworks to hasten yield improvement cycles. The strategy relies on integrated data analytics and specialised production tools to optimise fabrication outcomes for cutting-edge devices.

Semiconductors··Semiconductor Engineering

Socionext Expands Agentic AI to Advanced, Large-Scale SoC Physical Design

Custom silicon provider Socionext has widened its implementation of agentic artificial intelligence tools for complex system-on-chip development. The deployment uses Cadence's InnoStack AI Super Agent to assist in automated physical design tasks targeting advanced 3nm process nodes. The move is aimed at accelerating development cycles for large-scale custom semiconductor programmes.

Semiconductors··HPCwire

AMD and Intel Simplify AI Development on x86 CPUs Using PyTorch

AMD and Intel are collaborating to unify their optimization work for PyTorch workloads executing on x86 processors. The joint effort is being channelled through the open-source oneDNN library, which is governed by the Unified Acceleration Foundation. This shared framework aims to simplify deployment and improve application performance across both chipmakers' hardware platforms.

Semiconductors··HPCwire

AMD's FSR 4.1 now works on Radeon RX 6000 cards, Xbox Series X and S, and Ryzen AI Max, AI 9, and Z2 SoCs

Advanced Micro Devices has expanded the availability of its FSR 4.1 upscaling software across a broader selection of silicon. The technology is now functional on legacy Radeon RX 6000 discrete graphics processing units alongside Xbox Series X and S home consoles. Support has also been integrated into recent Ryzen AI Max, AI 9, and Z2 system-on-chip families.

Semiconductors··Tom's Hardware