Chip Industry Technical Paper Roundup: Nov. 3

Technical papers highlight multi-die GPU integration and memory advances

By GPU Data Hub Desk · GPU Data Hub·Editorial standards·3 Nov 2026, 08:01

A collection of semiconductor engineering papers has examined emerging packaging techniques, focusing on multi-dimensional GPU integration and its associated carbon footprint. The research also explores quantum interconnect architectures, phase-change memory for vector storage, and automated inspection in advanced packaging workflows.

Original source

This summary was written by the GPU Data Hub desk from reporting published by Semiconductor Engineering on 3 Nov 2026, 08:01. Read the full article at the original publisher.

Read Original Source →

Topics

GPU integration advanced packaging quantum interconnects semiconductor manufacturing

LinkedIn X

More from GPU Data Hub

Latest →

Raspberry Pi hikes prices again, barely a month after the last round

Raspberry Pi has raised product prices for the second time in just over a month. Persistent memory supply pressures have propelled the cost of the 16GB Pi 5 to $385, representing more than three times its initial retail price.

Semiconductors·3h ago·The Register

Toyota shows off SoC that stores model weights and its OS on integrated memory

Toyota has presented a system-on-chip that retains its operating system and model weights directly on integrated memory. The design is intended to bypass external memory access bottlenecks that can constrain physical artificial intelligence systems. The carmaker claims the architecture provides a faster and more cost-effective hardware solution for processing physical workloads.

Semiconductors·10h ago·The Register

Intel foundry push faces critical test after stock's 45% plunge in October

Intel's recovery plan faces mounting pressure following a 45 per cent decline in its share price during October. Prospective customers are seeking evidence that the business can expand its fabrication footprint and narrow the performance gap with rival TSMC.

Semiconductors·15h ago·CNBC Technology

AI Image Enhancement Improves Detection Of Flip-Chip Interconnect Defects (MCL, PVA TePla, ASE)

Scientists from the Materials Center Leoben, PVA TePla, and Advanced Semiconductor Engineering have demonstrated an artificial intelligence image-enhancement method to identify flaws within flip-chip packages. The approach targets weaknesses such as cracks in fragile low-k dielectric materials, which increasingly evade standard failure-analysis routines.

Semiconductors·16h ago·Semiconductor Engineering

Quantum Interconnects Link Two 120-Qubit Processors (IBM Research)

Scientists at IBM Research have demonstrated meter-scale quantum interconnects designed to couple modular quantum processors together. The breakthrough uses four long-distance couplers to facilitate coherent operations across separate modules over extended distances. This modular methodology aims to address physical scaling constraints as multi-chip quantum architectures expand in size and qubit density.

Semiconductors·17h ago·Semiconductor Engineering

Hardware Defense Blocks Memory-Dependent Prefetcher Leakage (KU Leuven)

Academics from KU Leuven and Eurecom have introduced SecDMP, a novel hardware defence designed to block information leakage stemming from data memory-dependent prefetching. The research classifies diverse vulnerability vectors associated with modern prefetchers and outlines a secure architectural approach that prevents side-channel data exposure without sacrificing efficiency. The proposed mitigations address emerging microarchitectural threats that affect modern high-performance processor designs.

Semiconductors·18h ago·Semiconductor Engineering