AI COMPUTE•NVIDIA•GPU CLOUD•DATA CENTERS•SEMICONDUCTORS•ENERGY•FUNDING•M&A•AI COMPUTE•NVIDIA•GPU CLOUD•DATA CENTERS•SEMICONDUCTORS•ENERGY•FUNDING•M&A•
GPU·DATA HUB
Newsletter
Semiconductors

TSMC is seeking chipmaking equipment that doesn't contain Chinese rare-earth magnets

TSMC presses tool vendors to eliminate Chinese rare-earth components

By GPU Data Hub Desk · GPU Data Hub·Editorial standards··Taiwan
TSMC is seeking chipmaking equipment that doesn't contain Chinese rare-earth magnets

Taiwan Semiconductor Manufacturing Co is urging its manufacturing tools vendors to supply fabrication equipment devoid of Chinese rare-earth magnets. The move is intended to shield the contract chipmaker from supply risks tied to Beijing's tight grip on critical mineral markets. Securing alternative components forms part of broader industry efforts to diversify sensitive manufacturing supply chains.

Original source

This summary was written by the GPU Data Hub desk from reporting published by Tom's Hardware on 22 Oct 2026, 13:45. Read the full article at the original publisher.

Read Original Source →

By subscribing you consent to receive the daily briefing. Unsubscribe at any time. See our privacy policy.

Companies

TSMC
LinkedInX

More from GPU Data Hub

Latest →

Dell unveils Nvidia Vera CPU offerings, launches its first Groq 3 LPU rack-scale inference solution

Dell has unveiled server solutions featuring Nvidia Vera central processing units alongside its initial rack-scale inference platform incorporating Groq 3 Language Processing Units. According to the manufacturer, the new hardware releases have been custom-designed to handle agentic artificial intelligence workloads. The systems broaden Dell's compute portfolio with dedicated inference and processing architectures.

Semiconductors··Data Center Dynamics

SEEQC Reports Faster Quantum Error-Correction Decoding with NVIDIA Ising

SEEQC has demonstrated an approximate 50 per cent boost in quantum error-correction decoding speeds through an integration with Nvidia Ising. The setup connects SEEQC's on-chip digital decoding hardware to Nvidia's architecture via NVQLink and proprietary digital links. The joint approach aims to address key computational bottlenecks in scaling fault-tolerant quantum systems.

Semiconductors··HPCwire

PVTW: Extending Silicon Characterization From PVT To Real-World Workload

Conventional silicon characterisation methodologies based solely on process, voltage, and temperature parameters are expanding to incorporate active operational demands. Because identical devices can exhibit divergent behaviours under different software tasks, evaluation workflows are adopting workload-aware metrics to verify hardware performance.

Semiconductors··Semiconductor Engineering

Chip Scaling Moves Beyond The Transistor

Progress in semiconductor scaling is relying increasingly on system-level integration rather than traditional geometric transistor shrinkage. Ahead of future industry forums, developments across packaging architectures, optical interconnects, testing methods, and artificial intelligence are converging to shape device performance.

Semiconductors··Semiconductor Engineering

How Self-Aligned CFET Technology Could Extend CMOS Scaling Beyond 10 Å

Self-aligned complementary field-effect transistor schemes offer a manufacturing pathway to sustain CMOS scaling beyond the 10-ångström threshold. By expanding effective channel width and refining electrostatic control, this fabrication sequence aims to bolster performance across logic circuits and memory architectures.

Semiconductors··Semiconductor Engineering