LIVE

AI COMPUTE•NVIDIA•GPU CLOUD•DATA CENTERS•SEMICONDUCTORS•ENERGY•FUNDING•M&A•AI COMPUTE•NVIDIA•GPU CLOUD•DATA CENTERS•SEMICONDUCTORS•ENERGY•FUNDING•M&A•

4TB Samsung 990 Pro M.2 SSD falls 27%, hits 20 cents per gigabyte

Flagship solid-state storage device receives sharp retail price reduction

By GPU Data Hub Desk · GPU Data Hub·Editorial standards·21 Oct 2026, 16:07

4TB Samsung 990 Pro M.2 SSD falls 27%, hits 20 cents per gigabyte

Retail pricing for Samsung's 4TB 990 Pro M.2 solid-state drive has decreased by more than a quarter, settling at roughly 20 cents per gigabyte. The premium storage component had previously commanded elevated costs driven by demand linked to artificial intelligence deployments. The price adjustment offers high-capacity solid-state storage to consumer and enterprise buyers at reduced expense.

Original source

This summary was written by the GPU Data Hub desk from reporting published by Tom's Hardware on 21 Oct 2026, 16:07. Read the full article at the original publisher.

Read Original Source →

Companies

Topics

SSDs storage pricing semiconductors

More from GPU Data Hub

Beyond The EPE Budget: Building The Next Generation Of Computational Lithography

Advanced computational lithography requires enhanced physical modelling, improved metrology systems, and interpretable machine learning to push chip scaling further. Collaborative efforts across the semiconductor supply chain are increasingly critical as traditional edge placement error budgets face mounting physical constraints.

Semiconductors·2h ago·Semiconductor Engineering

PVTW: Extending Silicon Characterization From PVT To Real-World Workload

Conventional silicon characterisation methodologies based solely on process, voltage, and temperature parameters are expanding to incorporate active operational demands. Because identical devices can exhibit divergent behaviours under different software tasks, evaluation workflows are adopting workload-aware metrics to verify hardware performance.

Semiconductors·2h ago·Semiconductor Engineering

Chip Scaling Moves Beyond The Transistor

Progress in semiconductor scaling is relying increasingly on system-level integration rather than traditional geometric transistor shrinkage. Ahead of future industry forums, developments across packaging architectures, optical interconnects, testing methods, and artificial intelligence are converging to shape device performance.

Semiconductors·2h ago·Semiconductor Engineering

How Self-Aligned CFET Technology Could Extend CMOS Scaling Beyond 10 Å

Self-aligned complementary field-effect transistor schemes offer a manufacturing pathway to sustain CMOS scaling beyond the 10-ångström threshold. By expanding effective channel width and refining electrostatic control, this fabrication sequence aims to bolster performance across logic circuits and memory architectures.

Semiconductors·2h ago·Semiconductor Engineering

Stacked-Die Multi-Chip Architectures: The Tradeoff Between Scaling And Power Delivery

Managing efficient power delivery has emerged as a crucial hurdle in scaling multi-chip designs that utilise three-dimensional die stacking. Implementing integrated voltage regulators helps alleviate current density pressures and provides broader regulation bandwidth while minimising reliance on bulky external decoupling capacitor networks.

Semiconductors·2h ago·Semiconductor Engineering

What Breaks When Packaging Moves From Wafer To Panel?

Transitioning advanced packaging lines from standard round wafers to large-format rectangular panels is uncovering fundamental production challenges. Manufacturing engineers are discovering that baseline process assumptions fail on rectangular formats, necessitating new technical approaches to substrate handling and process control.

Semiconductors·2h ago·Semiconductor Engineering